Please cancel claims 15 and 16 without prejudice.

Please amend claims 1-2, 4-9, 13-14, and 17-21 as indicated below.

1. (Currently Amended) A method comprising:

    enabling a special programming mode of a memory by entering a special programming access code in a state controller, wherein the memory includes automation circuitry for <u>internal</u> program verification and wherein [[the]] enabling special programming mode disables <u>the</u> internal program verification by <u>the automation circuitry of</u> the memory;

    programming a plurality of words into the memory during the special programming mode without <u>having the automation circuitry of</u> the memory ~~performing~~ <u>to perform the</u> internal program verification; and

    exiting the special programming mode of the memory <u>after the plurality of words have been programmed into the memory</u>.

2. (Currently Amended) The method of claim 1, further comprising verifying the plurality of words programmed into the memory <u>by a processor other than the memory</u> ~~with a verification processor by resending the plurality of words previously sent into the memory~~.

(handwritten: verification which is not within)

3. (Original) The method of claim 2, wherein the verification ~~processor~~ is ⟨performed by⟩ an external host processor.

(handwritten: processor)

4. (Currently Amended) The method of claim 2, further comprising enabling internal program verification by the memory <u>after exiting the special programming mode</u> ~~and wherein the verification processor is the memory an internal program verification processor of the memory~~.

5. (Currently amended) The method of claim 2, wherein the verifying further includes:

determining if all of the words in the plurality of words are verified;

if any one of the plurality of words does not verify, then repeating the programming of the entire plurality of words and repeating the verification by/the processor other than the memory; and

if all of the plurality of words verify, then exiting the special programming mode of the memory.

6. (Currently amended) The method of claim 2, wherein the verifying further includes:

determining if all of the words in the plurality of words are verified;

if any one of the plurality of words does not verify, then repeating the programming of the [[one]] word that did not verify and repeating the verification by the processor other than the memory; and

if all of the plurality of words verify, then exiting the special programming mode of the memory.

7. (Currently Amended) The method of claim 1, wherein upon exiting the special programming mode of the memory, the special programming user interface mode is permanently disabled.

8. (Currently Amended) The method of claim 1, wherein upon exiting the special programming mode of [[the]] memory, the internal program verification by [[the]] memory is enabled.

9. (Currently Amended) The method of claim 1, wherein the programming of the plurality of words into the memory comprises using only a single programming pulse for each bit of each word of the plurality of words.

10. (Previously presented) The method of claim 1, wherein the programming of the plurality of words into the memory without the memory performing internal program verification continues until a programming ending condition is met.

11. (Original) The method of claim 10, wherein the programming ending condition is a pre-selected time.

12. (Original) The method of claim 10, wherein the programming ending condition is an ending address.

13. (Currently Amended) An apparatus comprising:

a memory comprising:

an automation circuitry to perform internal program verification unless the automation

circuitry is disabled;

a special programming mode circuitry to disable ~~the internal program verification by~~ the

automation circuitry that performs the internal program verification when the

special programming mode circuitry is enabled; and

a host processor communicatively coupled to the memory, the host processor ~~including:~~

~~a circuit to send~~ sending to the memory a plurality of words to be programmed into the

memory without the memory performing the internal program verification during

the special programming mode; and

~~a circuit to exit~~ exiting the special programming mode of the memory after the plurality

of words have been programmed into the memory.

14. (Currently Amended) The apparatus of claim 13, wherein the host processor further ~~includes a~~ ~~circuit to verify~~ verifies the plurality of words programmed into the memory without having the memory to perform the internal verification.

15. – 16. (Canceled)

17. (Currently Amended) The apparatus of claim 14, wherein the ~~circuit to verify includes:~~ the host processor, without invoking the internal program verification of the memory,

~~circuitry to determine if all of the words in the plurality of words are verified; and~~

<u>reads back from the memory the words that have been programmed into the memory, and</u>

~~circuitry to compare~~ <u>compares</u> the plurality of words stored in a second memory coupled to the

host processor with a plurality of words read <u>back</u> from the memory <u>to verify whether the</u>

<u>words have been programmed into the memory successfully</u> ~~by the host processor~~.

18. (Currently Amended) The apparatus of claim 17, wherein the host processor further ~~comprises:~~

~~a circuit to reprogram~~ <u>reprograms</u> the entire plurality of words if any one of the plurality of

words <u>is not verified successfully by the host processor</u> ~~does not verify~~.

19. (Currently amended) The apparatus of claim 17, wherein the host processor further ~~comprises:~~

~~a circuit to reprogram~~ <u>reprograms</u> one or more words that ~~are not verified~~ <u>did not verify</u>

<u>successfully</u>.

20. (Currently amended) The apparatus of claim 13, wherein the ~~circuit to exit the special programming~~

~~mode of the memory~~ <u>the host processor</u> disables the special programming mode circuitry <u>when exiting</u>

<u>the special program mode of the memory</u>.

21. (Currently Amended) The apparatus of claim 13, wherein the ~~circuit to exit the special programming~~

~~mode of the memory~~ <u>host processor</u> enables <u>the</u> internal program verification <u>performed</u> by the memory.

22. (Original) The apparatus of claim 13, wherein the special programming mode circuitry is disabled

when a programming ending condition is met.

23. (Original) The apparatus of claim 22, wherein the programming ending condition is a pre-selected

time.

24. (Original) The apparatus of claim 22, wherein the programming ending condition is an ending address.